Memory and Performance Isolation for a Multi-tenant Function-based Dataplane

Wei Zhang*, Abhigyan Sharma†, Kaustubh Joshi†, Timothy Wood*
*George Washington University, †AT&T Labs Research

Abstract
Existing software dataplanes that run network functions inside VMs or containers can provide either performance (by dedicating CPU cores) or multiplexing (by context switching), but not both at once. Function-based dataplane architectures that avoid context switching by replacing VMs and containers with function calls to packet processing functions promise to achieve both multiplexing and performance at the same time. However, they compromise memory isolation between tenants by forcing them to use a shared memory address space.

In this paper, we show that an operating system-like management layer for modules in a function-based data plane can offer OS-like constructs such as performance and memory isolation. We are applying these insights in developing FastPaas, a function-based data plane for multi-tenant environments. To provide memory isolation, FastPaas leverages new Intel CPU extensions (MPX) to create coarse-grained heap and stack protection even for legacy code written in unsafe native languages such as C. In addition, FastPaas uses programmable NIC offloads to distribute load across cores as well as to prevent batch fragmentation when processing complex service graphs. Our preliminary evaluation shows the limitations of existing techniques that require heavy weight memory isolation or incur cross-core overheads.

1 INTRODUCTION
Large tier-1 network providers are transforming their network infrastructure by moving dataplane functions to software running in clouds [10]. To achieve a cost-effective infrastructure running largely in software, the networking community has developed several high-performance user-space dataplane packages such as DPDK [1]. These technologies can ensure high performance only when a CPU core is dedicated for running a single thread, and a packet is processed within that thread only. The performance drops significantly when processing a packet across multiple cores in a service chain or when sharing a single core among multiple processes (Section 2).

These observations have led to efforts for a function-based dataplane architectures such as NetBricks[7], Fd.io VPP [3] and VMWare NSX [6]. Such an architecture processes a packet entirely in a single execution thread on the same core. Network functions (NFs) are implemented as modules and invoked via function calls during packet processing. This architecture can be used for fine-grained multiplexing of a single core among service chains of multiple tenants, each with a distinct set of NFs. In comparison, current NF deployments in VMs and containers cannot efficiently multiplex CPU cores due to context switching and cross-core processing overheads.

As a potential application of a multi-tenant function-based dataplane, consider a provider edge (PE) router for MPLS services. A single physical PE router has ports connecting up to a few hundred customers. A recent software-based PE router proposal, Edgeplex [8], runs each customer’s router in a separate VM. If deployed, it could consume up to a few hundred cores—a non-trivial fraction of resources and cost at a small site—negating the perceived cost advantages of a software platform. In comparison, a function-based data plane would only consume cores proportional to the traffic at the router, making it cost-effective for a network provider.

A function-based dataplane, despite its advantages, faces two key challenges in supporting multi-tenancy:

• Memory isolation: The contents of memory for each NF and each tenant must be protected from others. Memory isolation is critical to ensure correctness of NFs and the security of tenants’ traffic.
• Performance isolation: Flexible scheduling policies should determine the share of CPU resources a tenant’s traffic receives on a multi-core server. These policies are critical to achieving resource fairness among tenants while optimizing global metrics such as aggregate throughput.

Our proposed FastPath-as-a-service (FastPaas) efficiently supports multi-tenancy by leveraging hardware capabilities proposed in new CPUs and NICs. While some recent efforts (e.g., NetBricks [7]) use memory safe languages for memory isolation, FastPaas is to our knowledge the first NFV work to adopt a hardware-based technique (Intel MPX) for memory isolation. In principle, MPX can protect modules written in any language by instrumenting the compiler toolchain. We demonstrate its capabilities by protecting modules written in a non-memory safe language C—a dominant language for writing NFs. FastPaas also leverages advanced packet filtering features available in modern NICs to balance traffic across cores and to batch packets to improve cache performance. In our preliminary work towards building FastPaas we:
• Outline the challenges in processing a packet entirely in a run to completion manner on a single core, particularly when the packet must traverse a service chain or when traffic must be split between NFs of many tenants.
• Evaluate the overhead of isolating NF modules using fine-grained MPX instrumentation done by compilers today.
• Propose a coarse-grained hardware-based memory isolation approach for NF modules written in C and show that it significantly lowers the overhead over existing compilers.

Our preliminary FastPaas prototype reveals that the run to completion model can double throughput while using fewer resources, and that our coarse grained approach lowers the cost of memory isolation from over 64% to 24% or less.

2 WHY RUN-TO-COMPLETION IS HARD

We refer to a run-to-completion model as one in which a packet is processed entirely in a single execution thread on the same CPU core. Here we highlight the overheads of context-switching among processes and cross core communication, while also recognizing the challenge of achieving good performance when run-to-completion is used in a multi-tenant environment.

Cross-core processing costs: We first compare the single process, run-to-completion model to a more modular approach that deploys NFs as separate processes across cores. We evaluate chains of one to four NFs, all running a Longest Prefix Match (LPM) function. We consider two setups: in the run-to-completion case, the NIC uses RSS to assign packets to a core, where a single thread processes the full service chain. In the across-cores case, packets first arrive at a management thread which acts as a software switch that delivers the packets to the first NF in the chain running as a separate process on a different core; that NF gives packets to the next process on a different core, etc. In both cases, each CPU core runs a single thread to prevent context switch overheads and shared memory is used for zero copy packet movement.

Figures 1(a) and 1(b) show that as the chain length rises, the performance gap between the run-to-completion and across cores models rises. This is due to the high cost of moving packets between NFs on different cores—even with zero-copy packet transfer, a performance gap still arises because the management thread moving packets between NFs becomes a bottleneck. Resolving this issue would require dedicating more CPU cores than the run-to-completion approach.

A run-to-completion, function-based data plane architecture eliminates context switches and allows more NFs to be put on the same core, avoiding cross-core processing overheads. However, function-based NFs are in the same process address space and lack memory isolation, meaning one NF can easily access another NF’s data. In multi-tenant environments this will bring serious security concerns. In FastPaas we are designing coarse-grained isolation techniques that leverage new CPU hardware extensions to provide fast memory isolation.

Multi-Tenant Batching: Run-to-completion frameworks such as Fd.io’s Vector Packet Processing (VPP) tool achieve extremely high performance by maximizing data and instruction cache hit rates through careful batching. These approaches assume that all packets in a batch will be processed with the same function pipeline, allowing various optimizations such as vector operations. However, in multi-tenant environments an incoming packet stream may need to be demultiplexed by tenant, producing inefficient, fragmented batches that each require a unique set of functions.

To evaluate how much fragmentation might occur in a realistic scenario, we consider a packet trace from the CAIDA Equinix-Chicago collection monitor [5]. We analyze a one hour trace from 01/21/16 and determine the source and destination Autonomous System (AS) for each packet. We use each AS number to represent a different tenant in the NFV platform, mimicking the case where a network operator might have different NFV service chains being applied based on either the source or destination ISP of each traffic flow.

Figure 2(a) shows a CDF of the number of unique source or destination AS observed in each 128 packet batch in the trace. Not surprisingly, there is a greater diversity of source AS. However, in either case there is a relatively large number of unique AS, meaning that each service chain only receives a small number of packets per batch read from the NIC as...
shown in Figure 2(b). One simple approach commonly used to help group packets from the same flow is Receive Side Scaling. But as shown in the “w/RSS” lines, which mimics dividing packets into 8 RSS queues by 5-tuple hash, this has minimal impact on the number of packets per AS in each batch, since splitting by flow does not directly correlate to splitting by AS.

This observation further reinforces the efficiency benefits gained from running a large number of NFs within a single process—since batch sizes will typically be small, paying a high context switch cost (if using multiple processes) or a data copying cost (if spread over multiple cores) on each batch will result in unacceptable overhead. However, it also suggests that a multi-tenant NFV platform would benefit from carefully demultiplexing and batching packets prior to sending them through a service chain. In FastPaas we will explore how new features in programmable NICs can allow for efficient, customizable demultiplexing in hardware. We believe this will help increase cache hit rates without requiring a software demultiplexer before each tenant’s pipeline.

3 FASTPAAS ARCHITECTURE

3.1 Design goals

Our goal is to provide two types of isolation to tenants.

First is performance isolation. The function-based data-plane must be able to control the scheduling of NFs to meet the performance goals of each tenant. Fortunately, the run-to-completion model can help with this problem since the management framework in the process can carefully select which NF function to call next based on tenant defined SLAs. In contrast, approaches that employ multiple processes running on each core (e.g., running one process per tenant), are more difficult to manage since scheduling is done by the OS kernel, which is not NF-aware. In this section, we describe the FastPaaS architecture and how its structure facilitates scheduling NFs to meet performance goals.

Second is memory isolation. Run-to-completion implies that processing occurs as a series of function calls within one process’ address space, so if done naively, different NFs can trivially observe or corrupt the memory state of other NFs. This applies to both packets, which may hold sensitive data, and to each NF’s internal data structures. In Section 4, we describe a memory protection scheme leveraging Intel MPX hardening instructions to provide data integrity (protecting against rogue NF writes) or confidentiality (protecting against both reads and writes). This allows trade-offs in performance and isolation requirements.

3.2 Multi-tenant performance isolation

Figure 3 presents the FastPaas architecture. The FastPaas system being developed consists of a single process running on a physical machine, with multiple worker threads on dedicated cores. Network functions are composed as directed acyclic graphs (DAGs). The FastPaas controller configures the NICs on the machine to filter incoming traffic to separate hardware queues based on the service graph they belong to. Each thread polls one or more NIC queues for packets, and the thread’s batch scheduler decides which queue to process next. The batch of packets read from the selected queue is processed in a run-to-completion manner.

FastPaas’s controller makes coarse grained resource management decisions, e.g., how many cores to allocate for processing traffic from different tenants, and its batch scheduler makes fine grained scheduling decisions, e.g., which batch of packets should be processed next on a given core. Most prior work in this area has focused on simple packet schedulers, where there may be different packet queues to decide from, but the processing cost of any packet is roughly identical [13]. In FastPaas, processing costs may vary depending on the nature and length of the processing graph a packet needs to traverse. Thus, FastPaas must provide fairness for tenants (weighted by priority) accounting for both packet arrival rates and the computation cost of tenants’ service chains. FastPaas also needs to implement signaling mechanisms to detect and pre-empt modules to deal with buggy/unfriendly modules hogging CPU cycles.

Our design will alleviate the problem of batch fragmentation by leveraging NIC support for mapping incoming packets to queues. The branches in the FastPaas DAG are annotated with the filtering criteria that determine which path will be taken for a given packet. While sometimes this criteria requires complex module-specific processing to decide, it is often a simple rule based on header information like the destination IP or port. Current generation NICs support filtering packets into queues based on this type of information, and future NICs are likely to have growing support for programmable filtering criteria [11]. Thus FastPaas will parse the DAG to determine a set of filters that can be installed in HW to preemptively separate packets into queues that correspond to the paths they are likely to take through the graph, reducing the need to split batches at branch points.
FastPaas’s controller assigns to each thread one or more NIC queues to poll for packets; the next NIC queue to read packets from is determined by a thread’s batch scheduler. To ensure fair scheduling of diverse chains, FastPaas tracks the CPU consumption of each tenant. Function-based data planes such as BESS [4] provide primitives to instrument the processing pipeline for collecting the processing cost of individual modules as well as for a service chain. Our current implementation uses a simple weighted-round robin scheduling among queues. The weight of a queue is statically defined based on the priority of a tenant. Further study of scheduling strategies (including strict priority classes) is ongoing.

4 MEMORY PROTECTION

FastPaas is the first dataplane architecture to enable support for memory protection of modules written in a native language. It achieves this through a coarse-grained, hardware-assisted approach that achieves low overhead. In this section, we describe the treat model, explain the limitations of existing protection approaches, describe our memory protection approach, and present some preliminary evaluation based on a manual instrumentation of network function modules.

Threat Model We assume an honest but curious environment where tenants running NFs want the overall system to operate correctly (i.e., will not attack its availability), but may attempt to snoop on or manipulate the traffic or state of other tenants. Thus we focus on providing both secrecy and integrity to a tenant’s NFs, including NF code and functions, packets, NF internal data, and flow state.

4.1 Protection techniques & limitations

We classify existing approaches to memory protection into three categories as described below.

Writing modules in a memory safe language such as Go or Rust, which disallows pointer arithmetic and automatically manages memory, is a known protection approach. Recently, NetBricks [7] has proposed the use of such languages in implementing a network dataplane. However, there are already many complex NFs which have been developed with C/C++ and have a very large code base (e.g., Bro: 398,796 and Snort: 409,065 lines of C code). Rewriting them from scratch with Rust will take lots of effort. If we can provide memory isolation that is transparent to legacy NFs, it will benefit both NFV providers and NF developers.

Memory protection for native languages (C/C++) has seen a lot of work in the programming languages community [9, 16]. These techniques commonly use static analysis and code instrumentation to detect unsafe memory access at compile time or at runtime. These techniques either do not provide complete protection [9] and/or incur a high computation and memory overhead. For example, the SoftBound approach slows SPEC benchmark applications by 67% on average, and by over 150% in the worst case [16].

Hardware-based memory protection has recently been introduced in Intel Skylake processors towards reducing the protection overhead [2]. In essence, MPX implements an optimized form of SoftBound [16], that takes advantage of additional registers and bound checking instructions to improve performance [?]. Each process has a bound directory and a bound table that stores the lower and upper bound of valid memory addresses for each pointer. A process registers a signal handler with a configuration register at startup. Upon a memory access by a pointer, the address being accessed is compared against the lower and upper bounds retrieved from the bound table. If the address falls outside these bounds, the CPU traps into kernel mode and sends a SIGSEGV signal to trigger the signal handler function, to notify of the invalid memory access.

In typical usage, an MPX-enabled compiler automatically sets narrow bounds around each pointer access. However, this fine-grained protection causes both performance and correctness issues. First, frequently loading and checking bounds can add high overhead as we discuss in the next section. Second, some common C idioms leave compiler ambiguity that prevent correct MPX bounds from being set. For example, the compiler cannot correctly set bounds for dynamically sized arrays, nor does it properly handle internal pointers in structs [?]. Both of these are common in NFV software, since packet buffer arrays may be dynamically sized and packet metadata structures may contain internal pointers. This further motivates us to adapt MPX so it uses coarser grained bounds which will be both quicker to validate any avoid bounds being incorrectly set in idiomatic code.

We evaluate the overhead of protection using Intel MPX using compilers that support the necessary code instrumentation. We measure the overhead of MPX by running a representative application, HashSet, that we compile with GCC. We find that the use of MPX inflates execution time by 2.6× and the memory use by 3.13× over the baseline, non-MPX version of the application. To further understand this cost we consider a simple memory allocation microbenchmark and analyze the impact of the different MPX operations. Table 1 shows that removing the MPX instructions that load/store pointer address bounds in registers from/to the bounds table stored in DRAM eliminates almost all overheads. In contrast, the instructions for comparing memory addresses against bounds stored in registers are inexpensive since they involve simple arithmetic operations.

<table>
<thead>
<tr>
<th></th>
<th>Default</th>
<th>Remove load/store</th>
<th>Remove comparison</th>
</tr>
</thead>
<tbody>
<tr>
<td>Execution Time</td>
<td>1.59</td>
<td>1.06</td>
<td>1.54</td>
</tr>
<tr>
<td>Memory Usage</td>
<td>1.54</td>
<td>1.01</td>
<td>1.53</td>
</tr>
</tbody>
</table>

Table 1: Performance and memory overhead of Intel MPX relative to no memory protection.
FastPaas’s MPX approach results in a significantly smaller bounds table and fewer memory accesses.

This result gives us a key insight for FastPaas: most of the overhead of MPX comes from loading/storing the individual bounds for every pointer in a program, so we propose a new approach that achieves low overhead by applying memory protection at coarser granularity.

### 4.2 Coarse-grained hardware protection

The key idea behind coarse-grained protection is to define a small number of contiguous memory regions that a module is allowed to access during its execution as shown in Figure 4. These regions include a per-module heap, a per-thread stack, and a boundary for the packet being processed. Using a small number of protection boundaries significantly reduces the size of the bounds table and the number of memory accesses to the bounds table, thereby reducing memory and computation overhead. Our approach ensures the goal of protecting the memory of a NF and the traffic of a tenant. It achieves efficiency by ignoring pointer bounds violations as long as the memory accessed by a pointer is within the coarse-grained boundary that the pointer belongs to.

**Usage:** NF modules are submitted to FastPaas in source code form written in C, which are compiled and instrumented with Intel MPX instructions for implementing our coarse-grained protection. FastPaas assumes that only the NF module is untrusted and hence instruments only its code. It can protect both read and writes or just memory writes depending on the protection needed for a module. As expected, read/write protection has a higher overhead than write-only protection. The compiled module is linked using a modified version of glibc which disables some system calls, e.g., fork and exit, that a module is not allowed to make.

**Instrumentation technique:** We provide a sketch of the technique for instrumenting modules for coarse-grained protection. The instrumentation requires a compiler to make three main decisions: (1) classifying a pointer into one of three types: heap, stack, or packet, (2) calculating address bounds for each pointer type and (3) determining locations for inserting instructions for storing and checking bounds.

**Pointer type classification:** A stack pointer is created by taking the address of a local variable. A heap pointer is created as a result of a malloc call. Global and static variable declarations are re-written as malloc operations so that they are allocated within the per-module heap. A packet pointer is created by taking the address of any packet (or its fields) in the current batch being processed. Pointers created by pointer arithmetic or pointer assignment are treated as the same type as the original pointer, e.g., array accesses and structure field accesses. Pointer type information is propagated with function calls made during a module’s execution to infer pointer types inside the called function [16].

**Pointer bounds calculation:** Bounds must be calculated for each type of pointer, not each object that is pointed at. A heap pointer’s lower and upper bounds are obtained from the current memory slab allocated to this module by the per-module memory allocator. A packet’s lower bound is its starting address in the memory and its upper bound is the end address of the packet’s slot in the memory pool for packets, e.g., DPDK creates a slot of constant size 2KB per packet. Stack upper bound (assuming decreasing stack addresses) is the top of the stack prior to calling an NF module. To compute a lower bound, we assume that a stack of constant size is allocated to a module. The stack lower bound is obtained by subtracting the constant from the stack upper bound. A straightforward optimization is to not store the bounds of a pointer type at all if no memory accesses by pointers of that type are found. If a given pointer cannot be fully disambiguated, i.e., it could point to either the stack or heap depending on run-time behavior, then multiple bounds checks can be inserted to ensure the pointer is within one of those regions. Our current implementation requires manual addition of the above code, but we are investigating ways to automate this analysis in LLVM.

### 4.3 Performance comparison

Our experiments evaluate FastPaas’s memory protection by manually instrumenting the NF module code as described above. Our work on automatic source code instrumentation using the LLVM compiler toolchain is ongoing.

**Schemes:** We evaluate FastPaas/RW, which protects both read and write memory accesses and FastPaas/WOnly, which protects just the writes. Wo/Prot does not protect invalid memory access. Def/MPX protects memory using MPX instrumentation done by GCC (v5.4). Rust implements modules in the memory safe language Rust. We also evaluated Safecode, which uses static analysis and runtime checks to protect C programs [9].
Experiment setup: Our test server machine is a desktop with Intel Skylake processor (Intel(R) Core(TM) i7-6700) that supports MPX instructions, an Intel X710 10GbE SFP+ NIC, and Ubuntu 16.04 (kernel 4.4.0) as the OS. We use MoonGen as the packet generator.

We first test the performance with a pool of preallocated packets on the test machine, which ensures that processing at the NIC does not become a bottleneck. We evaluate two NFs with different processing costs per packet: macswap (less costly) and traffic policer (more costly). Figure 5 shows that default MPX protection reduces macswap’s throughput to only 32% of the throughput achieved by the unprotected module. For the policer module (Figure 6), the throughput drops to 46% of the original. FastPaas’s coarse grained protection achieves better throughput since it eliminates most of the instructions for loading/storing bounds. FastPaas/RW achieves a throughput of 86% for macswap and 82% for the traffic policer compared to the unprotected module. FastPaas/RW has similar throughput with Rust’s version of macswap, suggesting that protecting modules using a memory safe language does not provide additional performance benefits over protecting modules in a native language with FastPaas. Comparing Rust with FastPaas for policer and other modules is a topic of our ongoing work. Although Safecode [9] has comparable performance to FastPaas/RW, it does not protect packet data as it declared by an external memory allocator (DPDK).

Next, we send traffic (64 byte packets) from a separate client machine to the test machine to also include the cost of processing at the NIC. For macswap, every scheme (even the MPX/def) is able to saturate the 10 Gbps link. The implication is that if packet processing is inexpensive, memory protection may be achieved with almost no overhead. For traffic policer (Figure 7), the performance follows the same trend as the above experiment. FastPaas/RW achieves 76% of the throughput of an unprotected module. FastPaas/WOnly gets almost the same performance as an unprotected module. This is because most of the pointer accesses in this module are read-only. Unfortunately, we could not test Safecode’s performance with real traffic, since the DPDK library reported exceptions in running modules compiled with Safecode. While these experiments run only a single NF at a time, we expect similar performance when running NF chains or NFs from different tenants. Our implementation is not optimized for the single NF case, e.g., we still reload the MPX bound registers at every iteration even though we only consider one tenant. Overall, our preliminary results show that coarse-grained protection reduces overhead compared to the standard fine-grained MPX protection.

5 RELATED WORK

Memory isolation: AddressSanitizer [12] uses a shadow memory data structure to define valid addresses for a process, however it is not always necessary to isolate valid addresses on a per-tenant or per-module basis inside a process. SafeCode [9] builds on a previous work in automatic pool allocation, using a combination of static analysis and minimal runtime checks to provide memory protection for C. However, SafeCode is unable to protect packets declared by an external memory allocator (DPDK) in our tests. Light-Weight Contexts [?] support isolated execution contexts in a process but it still takes microseconds for context switches, while a core needs to process a packet in as few as tens of nanoseconds to support line-rate performance.

Scheduling: FastPaas performs packet scheduling [13, 14], yet it seeks to fairly distribute CPU resources like a CPU scheduler. Deficit round-robin (DRR) [13] allows each flow to fairly share the network resources with time complexity O(1), but it only equalizes bytes per flow, it does not balance the CPU usage in processing those flows. FlexNIC proposes a flexible NIC that could be used for application-specific load balancing across cores [11]. FastPaas builds on top of a mechanism such as FlexNIC but it seeks to automatically compute the load balancing filters based on packet processing graph specifications and traffic measurements. DPDK QoS [1] and BESS [15] rely on hierarchical schedulers to limit the resource usage. Our ongoing work will study effective scheduling and packet batching strategies to improve throughput.

6 CONCLUSION

A multi-tenant function-based data plane must strike a careful balance between isolation and efficiency. Instead of heavy-weight techniques like virtualization to separate tenants, FastPaas leverages new memory protection CPU instructions to provide security at an appropriate granularity with minimal impact on performance. It proposes the use of advanced packet filtering in NICs to support batching and core load
balancing. FastPaas allows multiple tenants to be safely deployed within a shared address space, with performance and memory isolation provided by the framework instead of the underlying OS. We are continuing to develop FastPaas and explore how it can provide prioritized resource allocations, and enforce appropriate security policies.

REFERENCES

[1] [n. d.]. DPDK: Data Plane Development Kit. ([n. d.]).